

SdT zu A-6 6560

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

5 SC

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ :	A1	(11) International Publication Number:	WO 91/18470
H04N 1/40, 5/217		(43) International Publication Date:	28 November 1991 (28.11.91)

(21) International Application Number: PCT/US91/03181

(22) International Filing Date: 8 May 1991 (08.05.91)

(30) Priority data:
522,334 11 May 1990 (11.05.90) US(71) Applicant: EASTMAN KODAK COMPANY [US/US];
343 State Street, Rochester, NY 14650 (US).

(72) Inventors: COOK, William, A.; 62 Springbrook Circle, Rochester, NY 14606 (US). D'LUNA, Lionel, J.; 38 Lynette Drive, Rochester, NY 14616 (US). PARULSKI, Kenneth, A.; 14 Catalpa Road, Rochester, NY 14617 (US).

(74) Agent: WOODS, David, M.; 343 State Street, Rochester, NY 14650-2201 (US).

(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).


Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

Beckseitig die Erzeugung
von Kontrastwerten durch
Kalibrierung der einzelnen
CCD-linien sindlich
Fläche

(54) Title: METHOD AND APPARATUS FOR COMPENSATING FOR SENSITIVITY VARIATIONS IN THE OUTPUT OF A SOLID STATE IMAGE SENSOR



(57) Abstract

A correction circuit (20) processes digitized signals from an image sensor (10) and generates gain correction values to compensate for variations in the output of the sensor. While imaging a gain calibrating object (34), the sensor is operated in a calibration mode in which a plurality of calibration values are generated that pertain to each photosite. The digitized calibration values are transformed into log space for processing by a gain level averaging circuit (22). The log calibration signals are first subtracted from a reference corresponding to a maximum expected signal value. The difference signals are serially accumulated by means of pair of registers (36, 42) and an adder (38), and the sum is stored in a gain memory (24). In a subsequent normal operating mode, the summed signals for each photosite are retrieved from the gain memory (24) and bit-shifted to form an average correction value for each photosite. The correction values are applied to an adder (26) in synchronism with sensor signals from like photosites and added therewith in log space to provide gain compensation.

SdT zu A-6 6560-DE

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

-1-

METHOD AND APPARATUS FOR COMPENSATING
FOR SENSITIVITY VARIATIONS IN THE
OUTPUT OF A SOLID STATE IMAGE SENSOR

5 Technical Field

This invention relates to signal processing of image signals from an image sensor, and more particularly, to a method and apparatus for generating correction values to account for variations in the sensitivity of different photosites on a solid state image sensor.

10 Background Art

Variations in photodiode dark current and sensitivity as well as light source non-uniformities can cause noticeable degradation in the quality of scanned images from a solid state sensor. These variations can be compensated by calibrating the system with no illumination upon the sensor to determine an average black level, and by calibrating the system with the sensor under full illumination to determine an average maximum (white) value. It is further well known to perform a calibration with regard to each sensor photosite, as shown in the following two examples. In U.S. Patent No. 4,602,291, the "dark current" from the imager array (i.e., the signal obtained when no light strikes the array) is directed via an analog/digital converter to an offset memory, which stores the dark current charge from each photosite in digital form. The offset value is subsequently processed with a white level value from each photosite (i.e., the signal obtained when a uniform illumination strikes the imager) and the difference thereof is stored in a gain memory for each photosite. In U.S. Patent 4,760,464, a white value for each picture element is

-2-

obtained by scanning a white substrate a plurality of times and storing the data obtained for each scan, and constantly replacing a previous white value by a present white value when the present 5 value is greater than the previous level. Correction is then effected using the maximum values.

In the calibration mode described in U.S. Patent No. 4,343,021, the sensor is presented with a 10 field of uniform brightness. As a particular sensor element is scanned, the raw video signal is applied to a multiplier and multiplied by a correction coefficient. A comparator then decides whether the real time, processed multiplier signal is greater or 15 less than a reference signal. A register, which temporarily stores the correction coefficient, is then either incremented or decremented and the adjusted correction coefficient value is returned to its memory location. The next time the image 20 element is scanned, the coefficient is again drawn from memory and applied to both the multiplier and the indexing register, and the aforementioned process is repeated. After many further passes, the 25 correction coefficient is altered in such a way that the processed video data approaches the reference signal.

Each of the aforementioned systems have certain disadvantages. The first system, disclosed in the '291 patent, calculates coefficients from 30 only one scan. Such data may, however, contain errors caused by dust particles or surface flaws on the reference object. The second reference, the '464 patent, scans a plurality of times but skews every adjustment toward the maximum variation 35 observed, in effect tending to clamp to the largest

-3-

noise signal. The latter reference, the '021 patent, achieves a convergence toward a reference value but at the expense of a relatively complex system involving multipliers and comparators.

5 Disclosure of Invention

Unlike the approaches taken by the prior art, we have found certain advantages in doing as much of the calibration as possible in a logarithmically-quantized signal space. For one thing, a multiplication step becomes a simple addition. This is of more than passing significance when it is realized that such circuits are desirably implemented in a digital integrated circuit, where multipliers are large and, compared to adders, consume a large area on the chip. Moreover, any chip-saving simplification reduces cost and encourages ordinarily complex features like element-by-element correction.

As a result, a correction circuit implemented according to the invention provides compensation for illumination and sensitivity variations appearing in image values on an element-by-element basis. That is, a plurality of sample values are generated from each photosite while the image sensor images an object of uniform transmittance (or reflectance). The calibration values are then converted to logarithmic calibration signals. A logarithmic correction value is generated for each photosite from the plurality of logarithmically-quantized calibration signals corresponding to each photosite. The correction values are then stored and, when the image sensor is scanning a normal object, the resultant image values are altered by applying the stored correction values to the scanned image values. Each correction value

-5-

aforementioned variations due to imager sensitivity variations and/or light source non-uniformity. The light values are digitized by an analog-to-digital converter 14 and applied to a black level correction circuit 16. The circuit 16 includes a conventional black reference generator and a conventional black reference clamp, which are used to establish a stable sensor black reference value for the entire image. The black reference is an average thermal dark current noise correction offset value for the sensor, which, unless removed from the signals, will corrupt all subsequent adjustments and corrections.

The black reference circuit 16 is initially enabled by the timing and control logic section 12 to collect a sample of dark current signal values and to calculate the average black reference therefrom. As the light values are subsequently processed, the average black reference value is subtracted from each light value in the circuit 16.

The output of the black level correction circuit 16 is transformed into a logarithmically quantized space by a linear-to-log ROM look up table 18. The logarithmic signals are then applied to a gain correction circuit 20. Gain correction operates in two modes: a calibration mode and a normal mode. The image sensor 10 is accordingly driven to provide either a sequence of calibration values (during the calibration mode) while the photosites are subject to uniform illumination or a sequence of image values (during the normal mode) while the photosites are subject to object illumination. The gain control circuit 20 is operated by a "mode select" signal from the timing and control logic section 12 to accordingly process the pixel values. The gain correction values for

-6-

the photosites are first computed in a gain level averaging circuit 22 and stored in a gain correction memory 24 in the calibration mode. In the normal mode, the gain correction values are read from the
5 gain correction memory 24 and added to the image value in a correction adder 26. The corrected image values are processed by the clipping circuit 28 and latched into the output register 30. Since the addition by the adder 26 is being performed in log
10 space, the image values are being scaled in a multiplication-type operation.

During the calibration mode, the average of the ratio of the maximum expected signal value to the sensor output under full illumination is
15 calculated. The correction values are computed in the gain correction circuit 20 by averaging a plurality of values from each photosite on the sensor 10 with the sensor illuminated by a light source 32 through a defocused "Dmin" filter 34, that
20 is, a filter having a density corresponding to the minimum density of a nominal transparency material, which serves as a gain calibration object.

(Alternatively, the gain calibration object could be a clear "open gate" opening to the illumination source, or could be a uniform substrate when scanning reflection materials.) More particularly,
25 256 values from each photosite are averaged. The averaging is completed in two stages. First, each logarithmic signal from the log look-up table 18 is applied to a subtractor 32 to obtain the log difference (i.e., the ratio in linear space) with a log reference value provided by a multiplexer 34. The subtracted value, which is latched into a
30 difference register 36, represents the difference
35 between the "desired" log space gain calibration

-7-

signal level and the actual log space gain calibration signal level or, in linear space, the ratio of these two quantities. In the second stage of the averaging process, the difference value in 5 the difference register 36 is applied to the adder 38 which sums the difference value with a "running sum" value from a correction register 40. The summed result is latched into a sum register 42.

The reference value is selected by the 10 multiplexer 34 from either a reference decimal value of 1023 or a programmable value "GAINREF" supplied by an external processor (not shown). The ordinary, and default, reference value is 1023 (which relates to a 10 bit input to the subtractor 32 from the look 15 up table 18). By choosing the reference value to be 1023, the value stored in the difference register 36 will always be positive, so the subsequent "running average" value will always be a positive value. With the present embodiment, if the programmable 20 reference "GAINREF" is selected, the user must ensure that the signal levels from the sensor do not exceed the reference value, since the gain averaging circuit 22 is specifically designed to add only positive gain reference values. (It should be 25 understood, however, that the circuit could be modified in known ways to handle negative values as well as positive values. Likewise, the reference value relates directly to the bit capacity of the circuit, and will be different for different bit 30 length inputs.)

The gain correction memory 24 interfaces with the correction register 40 and the sum register 42, writing into the correction register 40 and reading from the sum register 42. The memory 24 35 needs to be addressed by the logic section 12 so

-8-

that the proper "running sum" correction value is loaded into the correction register 40 at the proper time, and the resulting "sum" value from the sum register 40 is written back into the same memory location in the gain correction memory 24. In this manner the new sum value overwrites the previous "running sum" value for the particular photosite. Once the correction values for each sensor photosite from 256 calibration-mode repetitions have been summed, the output of the correction register 40 will equal the proper gain correction sums, and the gain calibration mode is complete.

In the normal mode of operation, the gain calibration object 34 is removed from the light path and the normal object to be scanned is inserted into the light path. The gain corrections stored in the gain correction memory 24 for each photosite in the image sensor 10 are accessed as each corresponding image value is applied to the correction adder 26. Accordingly, a unique gain correction for each photosite is used to alter (by adding to, or, in linear space, multiplying with) the image value developed for that photosite. In the preferred practice of the invention, the gain adder 38 combines a 10 bit difference value from the difference register 36 with a 16 bit "running sum" value from the correction register 40, providing a 16 bit sum to the sum register 42. Consequently, the 8 most significant bits (MSBs) of the "running sum" values represents, after 256 adds, the proper gain correction value, that is, the average of 256 adds. In the normal mode of operation, only the 8 MSBs need to be applied from the memory 24. The averaging is obtained by the bit shift circuitry 44, which represents the appropriate hard-wiring between

-9-

the correction register 40 and the adder 26 to accomplish an 8 bit shift.

In the preferred embodiment, the correction signals are limited to a maximum value of 1/4 of the 5 full range density signal, which corresponds to 0.75 density units. This is because an 8 bit correction value is combined with a 10 bit image value in the correction adder 26, and correction values greater than 1/4 of the full range image value will overflow 10 the gain averaging circuit 22. Moreover, the log calibration values input during the calibration mode must not differ from the value provided by the multiplexer 34 by more than 256 code values.

Obviously, these limitations are not aspects of the 15 invention, but of the particular circuit used to implement the invention.

20

25

30

35

-10-

What is Claimed is:

1. A correction circuit for generating correction values to compensate for variations appearing in image values derived from an image sensor (10) having a plurality of discrete photosites, said sensor operable in a calibration mode to produce a plurality of calibration values from each photosite while the sensor images a gain calibration object (34), said circuit comprising:
 - 10 means (18) for converting the calibration values to logarithmic calibration signals;
 - means (22) for generating a logarithmic correction value for each photosite from the plurality of logarithmic calibration signals corresponding to each photosite;
 - means (24) for storing said logarithmic correction values; and
 - means (40, 44) for applying said stored correction values to the alteration of the image values whereby each correction value pertains to the photosite producing the image value.
2. A circuit as claimed in Claim 1 wherein said correction value generating means (22) bases the correction value upon an average of the plurality of logarithmic calibration signals corresponding to each photosite.
3. A circuit as claimed in Claim 1 wherein said correction value generating means (22) includes means (32) for subtracting each log calibration signal from a reference value corresponding to a maximum expected signal value and means (38) for generating said log correction value from the resultant signals.
- 35 4. A circuit as claimed in Claim 1 wherein

-11-

said image sensor (10) is operable in a normal mode to produce image values from the photosites while the sensor is subject to object illumination, said circuit including means (18) for converting the 5 calibration values and the image values to logarithmic calibration signals and logarithmic image signals, respectively, means (26) operable in log space for altering the image values; and wherein said means (40, 44) applies said stored correction 10 values to said altering means whereby each correction value pertains to the photosite producing the image value.

5. A circuit as claimed in Claim 4 wherein said correction value generating means (22) bases 15 the correction value upon an average of the plurality of logarithmic calibration signals corresponding to each photosite, generating therefrom an average correction value.

6. A circuit as claimed in Claim 5 wherein 20 said altering means (26) adds the average correction value to each image value.

7. A circuit as claimed in Claim 4 wherein said correction value generating means (22) includes means (32) for subtracting each log calibration 25 signal from a reference value corresponding to a maximum expected signal value and means for generating said log correction value from the resultant signals.

8. A method of compensating for variations 30 in the output of an image sensor (10), comprising the steps of:

imaging a gain calibration object (34) upon the image sensor (10);
generating a plurality of calibration 35 values pertaining to each photosite on the image




FIG. I

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 91/03181

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all)⁶

According to International Patent Classification (IPC) or to both National Classification and IPC
 Int.C1.5 H 04 N 1/40 H 04 N 5/217

II. FIELDS SEARCHED

Minimum Documentation Searched⁷

Classification System	Classification Symbols
Int.C1.5	H 04 N

Documentation Searched other than Minimum Documentation
 to the Extent that such Documents are Included in the Fields Searched⁸

III. DOCUMENTS CONSIDERED TO BE RELEVANT⁹

Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
X	US-A-4 885 467 (HORIKAWA) 5 December 1989, see the whole document	1, 2, 4-6 , 8
Y	---	3, 7, 9, 10
Y	US-A-4 888 492 (ARIMOTO) 19 December 1989, see figures 7, 11; column 7, line 59 - column 8, line 7	3, 7
Y	EP-A-0 357 084 (FUJI PHOTO FILM CO., LTD) 7 March 1990, see figure 2; column 1, lines 27-30; column 3, lines 12-32	9, 10
A	---	2, 5, 6, 8
X	US-A-4 783 836 (TAKASHIMA) 8 November 1988, see the whole document	1, 4 -/-

* Special categories of cited documents :¹⁰

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search

09-08-1991

Date of Mailing of this International Search Report

20.09.91

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorized Officer

ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.

US 9103181
SA 48032

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.
The members are as contained in the European Patent Office EDP file on 11/09/91
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 4885467	05-12-89	JP-A- 63309062	16-12-88
US-A- 4888492	19-12-89	JP-A- 63214075 JP-A- 63215162	06-09-88 07-09-88
EP-A- 0357084	07-03-90	JP-A- 2067881	07-03-90
US-A- 4783836	08-11-88	JP-A- 61061567 JP-A- 61061559	29-03-86 29-03-86
US-A- 4829379	09-05-89	JP-A- 62230265	08-10-87